Design methods for easily diagnosable iterative logic arrays and systolic processors

Kharkiv

281 pp.